

CME FIFO with AHB interface

Design Example

User Guide

06/2014

Capital Microelectronics, Inc.

China

Contents

Contents	2
1 Introduction	3
2 System Level Structure	4
3 Example Result	
3.1 Example 1(ARM write and ARM read) results	
3.2 Example 2(ARM write and FPGA read) result	11
3.3 Example 3(FPGA write and ARM read) result	11
4 Pin and Design Source description	
4.1 Pin descriptions	
4.2 Pin assignments	13
4.3 Design Source	14
5 Revision History	



1 Introduction

This document describes 3 examples that ARM access FIFO(Here the FIFO is FIFO with AHB interface) using the AHB FPGA slave port 1. And following is the detail of the 3 examples:

- Function
 - Example 1, ARM write and read the FIFO:
 - ARM writes data into the FIFO through AHB FPGA slave port 1 with interrupt function. The interrupt function can check the fifo status (prog_full/almost_full/wfull) and write data-number when it is enabled.
 - ARM reads data from the FIFO through AHB FPGA slave port 1, with interrupt function. The interrupt function can check the fifo status (prog_empty/almost_empty/rempty)and read data-number when it is enabled.
 - The interrupt status can be displayed through the serial port tool.
 - Example 2, ARM write the FIFO, FPGA read the FIFO:
 - FPGA send the rempty status to ARM through GPIO, so ARM makes sure the FIFO being empty, then writes data into the FIFO through AHB FPGA slave port 1, with checking the fifo status (prog_full/almost_full/wfull) & data-number of FIFO after each writing, till the FIFO gets full.
 - FPGA monitors whether the FIFO is full, after getting full it will read data from FIFO, with verifying the read-data of each reading, and gives an verified pass & fail signal to led.
 - Example 3, FPGA write the FIFO, ARM read the FIFO:
 - FPGA writes data into the FIFO, until the FIFO gets full.
 - FPGA sends the wfull status to ARM through GPIO and ARM monitors whether the FIFO is full, after getting full it will read data from the FIFO through AHB FPGA slave port 1, with checking status (prog_empty/almost_empty/rempty) & data-number of FIFO and verifying the data read from FIFO after each reading, till the FIFO gets empty.
- The example works at
 - FPGA Array logic: 50MHz
 - ARM core: 200MHz
- Device: CME-M7
- Test board: CME-M7-EVB-V1.3(2014-06-03)



2 System Level Structure

Following is the general structure of the demo example:



Figure 2-1 System level structure of the example 1, ARM Write & ARM Read



Figure 2-2 System level structure of the example 2, ARM Write & FPGA Read



Figure 2-3 System level structure of the example 3, FPGA Write & ARM Read



This above 3 examples each consists of 3 parts as shown in above figure: PLL, SOC/ARM, AHB interface FIFO.

They have similar structure, the same PLL configuration, the same ARM configuration. But they are different from firmware in ARM and AHB interface FIFO configuration.

Also the 3 examples have similar design source files, which can be seen in detail in Part 4.3 Design Source.

Following is the detail of the 3 parts, PLL, SOC/ARM, FPGA-Logic-with-FIFO:

- 1. PLL (Generated by Primace IP Wizard):
 - a) This block is used to generate a 200MHz clock to ARM, a 50MHz clock to FPGA Array logic, and its locked signal "pll_locked" as asynchronous reset of FPGA Array logic. This block has an input clock 20MHz, and following figure is the detail configuration of this PLL block in Primace PLL Wizard:



Figure 2-4 PLL configuration

- 2. SOC/ARM (Generated by Primace IP Wizard):
 - a) This block contains an ARM processer with some hard peripherals like UART2, AHB 1(the AHB bus port 1 opened for FPGA Array to access) and GPIO(no this part in the ARM_write_ARM_read example).
 - b) The software/firmware code in ARM can be seen at "main.c", and flow diagram of the firmware is shown below:





Figure 2-5 firmware flow diagram

c) This block is generated by Primace Wizard tool, and following figures are the detail configuration of this module in Primace ARM Cortex-M3 Wizard. There is no GPIO in the ARM write, ARM read example.



Figure 2-6(a) features configuration



ARM Corte - Page 3	X
Choose Clock	Help
gpio	System clock frequency 200 50 - 400 MHz Use seperated ARM clock 🔽
ARM	
ahb1	
armcm3_v1_core	Cancel < Back Next > Finish

Figure 2-6(b) set clock



Figure 2-6(c) set hex file

3. AHB interface FIFO (generated by Wizard)



🏓 FIFO Wizard - Page 2			×
FIFO			Help
haddr[31:0] hck hvesetn hsel htrans[1:0] hwrite hsize[2:0] hwdata[31:0] hvdata[31:0] hrgady_out hresp ahb_fifo_int	FIFO Interface	wr_ack rd_ack underflow overflow	FIFO type Auto Use hardware FIFO Use software FIFO Work mode Synchronous Asynchronous Data Port Parameters Write address width 9 Read data width 32 Read data width 9 AHB Interface Options Read: ✓ AHB Write: ✓ AHB Base Address: cotooooo First word fail through Enabled
	fifo_v2		Cancel < Back Next > Finish

Figure 2-7 AHB interface FIFO(example 1)

FIFO Wizard - Page 2	x
FIFO	Help
haddr(31:0) hok hresetn htrans(1:0) hburs(2:0) hwdata(31:0) hrdata(31:	FIFO type Auto Luse hardware FIFO Work mode Synchronous Data Port Parameters Write data width 32 Read data width 32 Read address width 9 AHB Interface Options Read: AHB Write: AHB Base Address: C000000
	Cancel < Back Next > Finish

Figure 2-8 AHB interface FIFO(example 2)





Figure 2-9 AHB interface FIFO(example 3)



3 Example Result

Following is the result printed to UART serial port(Use Tera-Term to fetch the serial port data):

Tera Term: Serial	port setup	X
<u>P</u> ort:	СОМ1 🗸	ОК
<u>B</u> aud rate:	115200 🗸	
<u>D</u> ata:	8 bit 💌	Cancel
P <u>a</u> rity:	none 💌	
<u>S</u> top:	1 bit 💌	<u>H</u> elp
Elow control:	none 💌	
Transmit delay	char O	msec/ <u>l</u> ine

Figure 3-1 serial port tool configuration

3.1 Example 1(ARM write and ARM read) results

🖳 COII::115200baud - Tera Term VI	
<u>F</u> ile <u>E</u> dit <u>S</u> etup C <u>o</u> ntrol <u>W</u> indow <u>H</u> elp	
/*********************	
Init done !!!	
Now enable write interrupt and begin to write data to FIFO !	
Now the FIFO status is prog_full, wrcnt:1f0,rdcnt:1f0	
Now the FIFO status is almwost_full, wrcnt:1ff,rdcnt:1ff	
Now the FIFO status is wfull:wrcnt:0,rdcnt:0	
Write done! Now enable read interrupt and begin to read data from FIFO !	
Now the FIFO status is prog_rempty, wrcnt:8,rdcnt:8	
Now the FIFO status is almost_rempty, wrcnt:1,rdcnt:1	
Now the FIFO status is rempty, wrcnt:0,rdcnt:0	
Read end, and compare the data is OK.	
END, All functions are OK. *************************/	

Figure 3-2 example 1 results



3.2 Example 2(ARM write and FPGA read) result

🚇 COII:115200baud - Tera Tern VI	
<u>F</u> ile <u>E</u> dit <u>S</u> etup Control <u>W</u> indow <u>H</u> elp	
	~
/********************************	
Init done !!!	
Test external FP1 slave FIFO space, and make sure FIFO being Empty before wr	ite
111	
Not at the PTPO status is contacted by begins to united	
Now get the FIFU status is empty and ARM begins to write!	
write oxcouldood, then status_1.0, wront_1.1	
	_
Write 0xc0000000, then status_r:0, wrcnt_r:lef	
Write Oxc0000000, then status_r:10, wrcnt_r:1f0	
Write Oxc0000000, then status_r:10, wrcnt_r:1fl	
Write 0xc0000000, then status_r:10, wrcnt_r:1f2	
Write 0xc0000000, then status_r:10, wrcnt_r:1f3	
Write 0xc0000000, then status_r:10, wrcnt_r:1f4	
Write 0xc0000000, then status_r:10, wrcnt_r:1f5	
Write 0xc0000000, then status_r:10, wrcnt_r:1f6	
Write 0xc0000000, then status_r:10, wrcnt_r:1f7	
Write 0xc0000000, then status_r:10, wrcnt_r:1f8	
Write 0xc0000000, then status r:10, wrcnt r:1f9	
Write 0xc0000000, then status r:10, wrcnt r:1fa	
Write 0xc0000000, then status r:10, wrcnt r:1fb	
Write 0xc0000000, then status r:10, wrcnt r:1fc	
Write 0xc0000000, then status r:10, wrcnt r:1fd	
Write 0xc0000000, then status r:10, wrcnt r:1fe	
Write 0xc0000000, then status r:14, wrcnt r:1ff	
Write 0xc0000000, then status_r:11, wrcnt_r:0	
ARM write done !	
END, All functions are OK.	
\ * * * * * * * * * * * * * * * * * * *	

Figure 3-3 example 2 results

3.3 Example 3(FPGA write and ARM read) result





Read 0xc00007d4, then status_r:0,rdcnt_r:a	
Read 0xc00007d8, then status_r:0,rdcnt_r:9	
Read 0xc00007dc, then status_r:20,rdcnt_r:8	
Read 0xc00007e0, then status_r:20,rdcnt_r:7	
Read 0xc00007e4, then status_r:20,rdcnt_r:6	
Read 0xc00007e8, then status_r:20,rdcnt_r:5	
Read 0xc00007ec, then status_r:20,rdcnt_r:4	
Read 0xc00007f0, then status_r:20,rdcnt_r:3	
Read 0xc00007f4, then status_r:20,rdcnt_r:2	
Read 0xc00007f8, then status_r:28,rdcnt_r:1	
Read 0xc00007fc, then status_r:22,rdcnt_r:0	
ARM read done and compare the data is OK !	1

Figure 3-4 example 3 results



4 Pin and Design Source description

4.1 Pin descriptions

Example 1 and 3 has the same I/O, example 2 has 2 extra Outputs contrast with example 1 and 3.

Table 4-1 The AHB-FIFO Demo top module pin description(same for 3 examples)

Name	Direction	Width	Description
clk_i	Input	1	Clock input (20MHz)
rstn_i	Input	1	FPGA logic reset input, low active

Table 4-2 The AHB-FIFO Demo top module pin description(the extra I/O for example 2)

Name	Direction	Width	Description
rd_fail_flag_n_o	Output	1	FP read data from FIFO verified fail signal
rd_pass_flag_n_o	Output	1	FP read data from FIFO verified pass signal

4.2 Pin assignments

The following figures shows the detail pin assignments in IO Editor of Primace:

	fifo_de	mo_arm_w_r_to	op.aoc				
Package Pins						Top View M7A12NOF484C	
Pin Name 	Location U4 V5 U5 W7 V7 W5 W6 W3	Port 1					
I/O Ports							
Named:	Filters:	Port: all		Ì			
Port Name Loo	ation Pin Na	ame Dire	ection	Operation Mode	Fast Input	Fast Output	Fast OE
clk_i P16	5 IO41_ 4 IO_11	_CLK[1]_2 inpu IN_11 inpu	ut ut	clock normal	false false		

Figure 4-1 pin assignments(example 1)



	fif	o_arm_w_fp_r_to	p.aoc				
Package Pins							
I/O Ports	W6						
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,							
Named:	Filters	s: Port: all	<u>ii</u>				
Port Name	Location	Pin Name	Direction	Operation Mode	Fast Input	Fast Output	Fast OE
D-UART2	D14			ala ali	felee.		
rd fail flag p.o.	P16 07	TO 13N 12	output	CIOCK	raise	falce	falce
	B7	IO 12N 12	output	normal		false	false
rstn_i	F14	IO_11N_11	input	normal	false		

Figure 4-2 pin assignments(example 2)





4.3 Design Source

The AHB-FIFO Demo example RTL source files are shown in the following table 4-2, the 3 examples have the same RTL source files except "TOP_MODULE.v", and same firmware name "main.c" with different content.

File	Description
RTL	example 1:fifo_demo_arm_w_arm_r.zip/fifo_demo_arm_w_arm_r/.
./src/	example 2:fifo_demo_arm_w_fp_r.zip/fifo_demo_arm_w_fp_r/.
	example 3:fifo_demo_ arm_r_fp_w.zip/fifo_demo_ arm_r_fp_w /.



/TOP_MODULE.v	The top module, containing FPGA-write/read-FIFO-logic, instantiates "pll_v1.v", "armcm3_v1_core.v" and "fifo_v2.v". And TOP_MODULE means:
	example 1: fifo_demo_arm_w_r_top
	example 2: fifo_arm_w_fp_r_top
	example 3: fifo_fp_w_arm_r_top
/pll_v1.v	Phase-locked loop, implemented by PLL Wizard
/armcm3_v1_core.v	The ARM processor core implemented by ARM Wizard
/ fifo_v2. v	This module is FIFO with AHB interface which generated by Wizard.
	Three examples have different configuration.
Firmware	
/main.c	UART, Interrupt and GPIO initiate, and FPGA-slave-FIFO accessed by ARM



5 Revision History

Revision	Date	Comments
1.1	2013-12-20	Initial release
2.0	2014-06-20	Add FWFT function

